상세검색
최근 검색어 전체 삭제
다국어입력
즐겨찾기0
학술저널

Cu-SiO2 하이브리드 본딩

Cu-SiO2 Hybrid Bonding

  • 39
한국마이크로전자및패키징학회.jpg

As an interconnect scaling faces a technical bottleneck, the device stacking technologies have been developed for miniaturization, low cost and high performance. To manufacture a stacked device structure, a vertical interconnect becomes a key process to enable signal and power integrities. Most bonding materials used in stacked structures are currently solder or Cu pillar with Sn cap, but copper is emerging as the most important bonding material due to fine-pitch patternability and high electrical performance. Copper bonding has advantages such as CMOS compatible process, high electrical and thermal conductivities, and excellent mechanical integrity, but it has major disadvantages of high bonding temperature, quick oxidation, and planarization requirement. There are many copper bonding processes such as dielectric bonding, copper direct bonding, copper-oxide hybrid bonding, copper-polymer hybrid bonding, etc.. As copper bonding evolves, copper-oxide hybrid bonding is considered as the most promising bonding process for vertically stacked device structure. This paper reviews current research trends of copper bonding focusing on the key process of Cu-SiO2 hybrid bonding.

1. 서론

2. 구리 본딩의 종류

3. Cu-SiO2 하이브리드 본딩 Process Flow

4. 저온 Cu-SiO2 하이브리드 본딩

5. 결론

감사의 글

References

(0)

(0)

로딩중