상세검색
최근 검색어 전체 삭제
다국어입력
즐겨찾기0
한국마이크로전자및패키징학회.jpg
KCI등재 학술저널

Fabrication and Challenges of Cu-to-Cu Wafer Bonding

DOI : 10.6117/kmeps.2012.19.2.029
  • 10

The demand for 3D wafer level integration has been increasing significantly. Although many technical challenges of wafer stacking are still remaining, wafer stacking is a key technology for 3D integration due to a high volume manufacturing, smaller package size, low cost, and no need for known good die. Among several new process techniques Cu-to-Cu wafer bonding is the key process to be optimized for the high density and high performance IC manufacturing. In this study two main challenges for Cu-to-Cu wafer bonding were evaluated: misalignment and bond quality of bonded wafers. It is demonstrated that the misalignment in a bonded wafer was mainly due to a physical movement of spacer removal step and the bond quality was significantly dependent on Cu bump dishing and oxide erosion by Cu CMP.

1. Introduction

2. Experimental Procedure

3. Results and Discussion

4. Conclusions

Acknowledgments

References

로딩중